Single inverting buffer/line drive-EM74LVC1G240

Home Products Logic LVC series Single inverting buffer/line drive-EM74LVC1G240

EM74LVC1G240

Single inverting buffer/line drive-EM74LVC1G240

Product Details
Design and Development
Support and Training

Product details

Technology family	LVC
Supply voltage (min) (V)	1.65
Supply voltage (max) (V)	5.5
Number of channels	1
IOL (max) (mA)	32
IOH (max) (mA)	-32
Supply current (max) (µA)	4
Input type	Standard CMOS
Output type	3-State
Features	Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)
Rating	Catalog
Operating temperature range (°C)	-40 to 125

EM74LVC1G240GV	SOT23-5L	SOT23 package, 5 pins 2.92 mm × 1.6 mm; 1.25 mm (Max) height
EM74LVC1G240GW	SOT353	SOT353 package, 5 pins 2.1 mm × 1.25 mm; 1.1 mm (Max) height
EM74LVC1G240GS	DFN1x1-6L	DFN1×1 package, 6 pins 1 mm × 1 mm; 0.42 mm (Max) height 3000
EM74LVC1G240GM	DFN1x1.45-6L	DFN1.45×1 package, 6 pins 1.45 mm × 1 mm; 0.6 mm (Max) height 3000
EM74LVC1G240GX	DFN0.8x0.8-4L	DFN0.8×0.8 package, 5pins 0.8 mm × 0.8 mm; 0.4 mm (Max) height

Wide supply voltage range from 1.65 V to 5.5 V
Inputs accept voltages up to 5 V
High noise immunity
CMOS low power dissipation
±24 mA output drive (VCC = 3.0 V)
Latch-up performance exceeds 100 mA
Direct interface with TTL levels
Complies with JEDEC standard:
• JESD8-7 (1.65 V to 1.95 V)
• JESD8-5 (2.3 V to 2.7 V)
• JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
• HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V
• MM JESD22-A115C Class C exceeds 550 V
• CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
Multiple package options

The EM74LVC1G240 is a 1-bit inverting buffer/line driver with 3-state output. The device features an output enable OE. A HIGH on OE causes the output to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.