Triple 3-input NAND gate-EM74LVC10A

Home Products Logic LVC series Triple 3-input NAND gate-EM74LVC10A

EM74LVC10A

Triple 3-input NAND gate-EM74LVC10A

Product Details
Design and Development
Support and Training

Product details

Technology family	LVC
Supply voltage (min) (V)	1.65
Supply voltage (max) (V)	5.5
Number of channels	3
Inputs per channel	3
IOL (max) (mA)	32
IOH (max) (mA)	-32
Input type	Standard CMOS
Output type	Push-Pull
Features	Over-voltage tolerant inputs, CMOS low power dissipation , Partial power down (Ioff)
Rating	Catalog
Operating temperature range (°C)	-40 to 125

EM74LVC10AD	SOP-14L	plastic small outline package; 14 leads; body width 3.9 mm
EM74LVC10APW	TSSOP-14L	plastic thin shrink small outline package; 14 leads; body width 4.4 mm

Wide supply voltage range from 1.2 V to 5.5 V
Overvoltage tolerant inputs to 5.5 V
CMOS low power dissipation
IOFF circuitry provides partial Power-down mode operation
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Complies with JEDEC standard:
• JESD8-7A (1.65 V to 1.95 V)
• JESD8-5A (2.3 V to 2.7 V)
• JESD8-C (2.7 V to 3.6 V)
• JESD36 (4.5 V to 5.5 V)
ESD protection:
• HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000 V
• CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
Multiple package options

The EM74LVC10A provides three 3-input NAND functions.Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.